9 lines
105 B
Systemverilog
9 lines
105 B
Systemverilog
module timebase
|
|
(input logic clk,
|
|
input logic reset,
|
|
output logic [?:0] count);
|
|
|
|
|
|
|
|
endmodule
|